



Development Framework for Next Generation High-Performance Processors

Domain-Focused Advanced Software-Reconfigurable Heterogeneous SoC (DASH – SoC)

Daniel Bliss & et al.

Arizona State Univ., Arm, Carnegie Mellon Univ., EpiSys Sciences, General Dynamics, Univ. of Arizona, & Univ. of Michigan



Architectures Thrust: Domain-Specific System on Chip (DSSoC)


DASH Project Statement

The DASH-SoC team drives a revolution in flexible DSSoC computational systems. To support unmanned aerial, small robotic or leave-behind, and universal soldier systems, the Department of Defense (DoD) needs reduced size, weight, and power (SWaP). To support multifunction systems (communications, sensing, positioning, SIGINT, EW), the DoD requires dramatically increased processing flexibility. We break the fundamental trade that custom SoCs are required for power efficiency, but scalar processors are required for ease of implementation.

Goal



- Develop tools to design and use heterogenous processor for a range of signal processing applications
- Dramatically improve power efficiency
- Dramatically reduce engineering cost during SoC design and implementation

DASH Implications



Evolution of Processors

- Transition from current scalar and FPGA approaches to heterogenous processor
- Improve computational performance
- Introduce new implementation issues
- Circumvent rigid custom SoC limitations




Impact

- Enable wide range of new applications that require many TOP/s such as:
 - Advanced SIGINT, modern communications → 1000 GOP/s
 - Bistatic SAR, match filter → 1000 GOP/s
 - Advanced video processing, 8k video image alignment → 1000 GOP/s
- Support new and evolving types of DoD users (human and non-human)
- Quickly address new problems as they arise




Innovation Overview



Innovation


- Develop novel ontological inference of the design-time allocation of processor elements (PEs), their parameters, and their placement given multiple simultaneously executing applications
- Develop innovative run-time resource management that learns to automatically and intelligently schedules multiple applications
- Develop a full suite of design-time, compile-time, and run-time software capabilities to enable efficient implementation with reduced expert intervention
- Develop a standard heterogeneous SoC interface and energy-efficient interconnection network to facilitate hardware integration of heterogeneous processing elements
- Design, fabricate, and validate novel DASH-SoC that dramatically reduces the algorithm implementation effort by integrating novel capabilities
- Create an explicit transition path by employing DASH development tools and SoC to implement multiple target applications




Intelligently Translate Corpus of System Specifications to Identify Processing Elements and Connections – Device and mathematical knowledge are statistically derived from a body of applications and hardware designs, resulting in taxonomies and an understanding of math's affinity for a PE. A hypothetical SoC design and schedule are proposed using a classification of the program's components and a prediction of their performance on a specific device.

Math and PE Motifs Ontology and Affinities Resource Allocation


Architectural Definition




Intelligent Scheduler




Hardware Integration



Design and Fabrication



Design and Fabricate Example DASH Chip – The team has significant expertise in designing and fabricating large SoCs, including Celerity shown in this figure with 511 RISC-V cores in 25 mm2 area.



Over-the-Air DASH-SoC Software-Defined Radio Experiments – A development board using the DASH-SoC is developed and used to demonstrate implementation and performance advances. This also provides an initial path to transition



- Prof. Daniel W. Bliss¹ – PI
Dr. Rob Aitken²
Prof. Ali Akoglu³
Mr. Stuart Biles⁴
Prof. David Blaauw⁵
Mr. Lee Eisen⁶
Mr. Tom Genduso⁷
Dr. John Goodenough⁸
- Prof. John Brunhaver⁹
Prof. Chaitali Chakrabarti¹⁰
Prof. Ronald Dreslinski¹¹
Mr. John Fielden¹²
Dr. Matt Horsnell¹³
Prof. Hun-Seok Kim¹⁴
Mr. Allen E. Lacey¹⁵
- Prof. Radu Marculescu¹⁶
Prof. Trevor Mudge¹⁷
Prof. Umit Y. Ogras¹⁸
Dr. Nadeesha Ranasinghe¹⁹
Dr. Bo Ryu²⁰
Mr. Donald L. Westhafer²¹
- ¹Arizona State University
²Arm, Ltd.
³Carnegie Mellon University
⁴EpiSys Sciences, Inc.
⁵General Dynamics Mission Systems
⁶University of Arizona
⁷University of Michigan

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government. Distribution Statement A – Approved for Public Release, Distribution Unlimited



THE ELECTRONICS RESURGENCE INITIATIVE