




Future Graph Analytics

Joshua Fryman (PI), Fabrizio Petrini, Matt Andrus, Ibrahim Hur (Intel)


Architectures Thrust: Hierarchical Identify Verify Exploit (HIVE)

Problem Statement

- Graph workloads are sparse and irregular, meaning the computations and data accesses are unknown until runtime. Today's architectures are inefficient in this space.



Webpage ranking, community detection, clustering



Anomaly detection, Cybersecurity, Molecular similarity

Proposed Solution


- Develop a Graph Analytics (GA) processor that is orders of magnitude more power efficient than existing systems

Traditional Approaches


Current Architecture Solutions Rely On

- Low capacity-to-bandwidth ratio for existing and foreseeable memory architectures
- Scalability by cache-coherent systems and coarse-grained cache-line accesses
- Software layers and network software stacks


Cacheline Utilization
Graph Challenge; mimiTri/rmat scale 14; cpp ref code



Instruction Mix
Graph Challenge; mimiTri/rmat scale14; cpp ref code; cut-off@0.1%




Intel's Approach



- Optimized for Energy Efficiency
 - Memory Accesses, Network Messages
- Optimized for Performance
 - Scalable Topologies
 - Memory Hierarchy Topology
- Highly Scalable Design with Balanced Memory & Compute
- Open Primitives, Software, and APIs that support different programming paradigms
- Hardware/Software co-design between Industry, Sponsored Research, and Academia

Successful Program Enables

- Move AI from Classification to Decision Making
 - Relationships between objects and reasoning
- Real-time analytics of Big Data at the network edge by solving ~1T edge problems in seconds: O(100)TB datasets
- Facilitate breakthrough algorithm R&D
 - Removes traditional system architecture bottlenecks
 - 1,000x Perf/W Improvement
- Scalable solutions for many types of pro
- Virtuous cycle of Hardware, Runtime and Application co-design



This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Copyright © 2018 Intel Corporation. All rights reserved. Intel, the Intel logo, Xeon, and others are trademarks of Intel Corporation in the U.S. and/or other countries. *Other names and brands may be claimed as the property of others.

Distribution Statement A – Approved for Public Release, Distribution Unlimited



THE ELECTRONICS RESURGENCE INITIATIVE