



Fully-Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits

PI: Prof. David Wentzloff (UM); Co-PI: Prof. David Blaauw (UM), Prof. Dennis Sylvester (UM), Prof. Ron Dreslinski (UM), Prof. Ben Calhoun (UVA), Matteo Coltella (ARM), David Urquhart (ARM), Students: Xing Chen, Kyle Laferty, Yaswanth Cherivirala, Se-Un Shin, Subhankar Pal

Designs Thrust: Intelligent Design of Electronic Assets (IDEA)

The proposed research will develop a fully-autonomous SoC synthesis tool using customizable cell-based synthesizable analog circuits for IDEA Technical Area II. Our approach leverages a differentiating technology to synthesize “correct-by-construction” Verilog descriptions for both analog and digital circuits to enable a portable, single pass implementation flow.




Figure 1. Scope of the proposed work, showing its fit into the BAA technical areas.

Background

- A typical SoC has many analog components, which have labor intense design processes
- Design in advanced nodes (<28nm) is getting harder
- An SoC synthesis tool realizes analog circuit automation is desired

Innovation



- A single SoC synthesis tool that produces Verilog descriptions for both analog and digital components
- This RTL is passed only to the digital chip layout tool for APR

Impact

This has the advantage of creating a much simpler, unified back-end design flow and improving design portability to advanced technology nodes


PREVIOUS WORK & DESIGN GOAL

Our group has been working on synthesizable circuits, such as: ADPLL, TDC, IR UWB Transmitters, DAC, and Serial Links. The following are selected previous synthesized works, and our goal of research



Propose a fully-autonomous SoC synthesis tool to replace the time consuming analog design process developed from the previous digital design flow for advanced Finfet technology

PROPOSED RESEARCH



TASK AND MILESTONES

IDEA TA-2 Sub-task	Proposal Tasks
TA-2, Sub-task 1: Open parts database	Extending IP-XACT, Synthesizable Circuit Blocks
TA-2, Sub-task 2: System generator	Extending Socrates Infrastructure, Correct-by-Construction Design
TA-2, Sub-task 2: Reference design generator	<ul style="list-style-type: none">Synthesizable Clock GenerationSynthesizable Power ManagementSynthesizable Data ConversionSynthesizable Sensor InterfacesSynthesizable Thermal SensorsMemory Macro GenerationAuxiliary Cell Generation
TA-2, Sub-task 3: Circuit optimizer	Circuit Block optimization