



This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

ithub.com/cristian-mattarei/CoSA

[11] R. Daly. CorelR: A simple LLVM-style hardware compiler. https: //github.com/rdaly525/coreir, 2017.

[12] M. Gario and A. Micheli. Pysmt: a solver-agnostic library for fast prototyping of smt-based algorithms. In Proc. of the 13th International Workshop on Satisfiability Modulo Theories, 2015. [13] D. Huff. Verilog to CorelR translator. https://github.com/dillonhuff/ VerilogToCorelR, 2018.

[21] M. Y. Vardi. An automata-theoretic approach to linear temporal logic. In Logics for concurrency, pages 238–266. Springer, 1996. [22] A. Vasilyev, N. Bhagdikar, A. Pedram, S. Richardson, S. Kvatinsky, and M. Horowitz. Evaluating programmable architectures for imaging and vision applications. In 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 1–13, Oct 2016. [24] C. Wolf, J. Glaser, and J. Kepler. Yosys-a free Verilog synthesis suite. In Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), 2013.

