



# 2.5D System Design Using Modular Chiplets Based on Standard Interface


Principal Investigators: Zhengya Zhang, Michael Flynn, Univ. of Michigan; Students: Chester Liu, Jacob Botimer, Lu Jie, J.-F. Zhang, Peter Brown



## Materials & Integration: Common Heterogeneous Integration and IP Reuse Strategies (CHIPS)


### Machine Learning Systems

- Large-scale compute
- Large memory capacity
- High access bandwidth




### Smart Antenna Systems

- Mixed-signal
- Heterogenous integration
- High-bandwidth streaming




### Efficient Interface and Chiplets for Building High-Performance ML and Comm Systems

#### Modular 2.5D System Based on Intel AIB Interface




#### Automated Design of AIB IO



### Current Approaches

#### Monolithic Integration

- Soft IP reuse
- High design effort, high risk
- Cost prohibitive




#### Board-Level Integration


- Hard IP reuse
- Heterogenous integration
- Low performance



#### 16nm CMOS AIB Test Chip with Micro and Core Bumps



#### RISC Processor, DNN, Neuro Coding, Ser-Des Chiplets



### New Approach: 2.5D Integration




Image Credits:  
 a: Nature <https://www.nature.com/articles/srep27755/figures/1>  
 b: PLOS <http://journals.plos.org/plosone/article?id=10.1371/journal.pone.0140526>  
 c: Intel [https://www.intel.com/pressroom/archive/releases/2008/20081117comp\\_sm.htm](https://www.intel.com/pressroom/archive/releases/2008/20081117comp_sm.htm)  
 d: Electronic Notes [https://www.electronics-notes.com/articles/analogue\\_circuits/pcb-design/pcb-design-layout-guidelines.php](https://www.electronics-notes.com/articles/analogue_circuits/pcb-design/pcb-design-layout-guidelines.php)  
 e: Silicon Semiconductor <https://siliconsemiconductor.net/article/78347-Silicon-interposers-has-the-market-arrived.php>


#### Benefits

- Hard IP reuse
- Heterogeneous integration
- High performance
- Lower effort
- Lower risk
- Lower cost

#### Challenges

- Need standard interface
- Need efficient high-speed IO
- Need availability of IPs
- Need use cases

### Prototype System



### Potential Impacts

- IP reuse: >80%
- Heterogeneous integration: >3 technologies
- NRE reduction: >70%
- Time reduction: >70%
- Performance: >100%

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Distribution Statement A - Approved for Public Release, Distribution Unlimited



**THE ELECTRONICS  
RESURGENCE INITIATIVE**