

R ELECTRONICS RESURGENCE INITIATIVE S U M M I T

& MTO Symposium







SERGE LEEF

PROGRAM MANAGER DARPA/MTO



ELECTRONICS RESURGENCE INITIATIVE

& MTO Symposium

WORKSHOP INTRO: THE FUTURE OF OPEN-SOURCE CHIP DESIGN TOOLS ADVANCEMENTS IN OPEN-SOURCE ELECTRONIC DESIGN AUTOMATION



Chip Design Challenge / Response



Source: https://vlkswgn.adsbit.site/volkswagen-manufacturing-country/

- **Challenge:** Product is half-sized every 1.5 years
- Need new factories for every new product
- Need new tooling to design each product
 - If cars followed the chip design rules, by 2013 the 1965 VW Beetle would be 1/1,000,000 inch long and travel 1/8 the speed of light

- **Response:** Electronic Design Automation (EDA)
 - Constantly innovating to keep up with technology
 - Three companies represent 75% of all revenue
 - Average EDA company (excluding the Big 3) generates \$2 million annually







- EDA market has always had 3 major companies and MANY small startups that are likely to be acquired by the Big 3
- Occasionally a challenger (Viewlogic, Avanti, Magma) grows to \$100M+ in revenue only to be acquired
- There are many segments and the Big 3 normally allow the start-ups to explore the new markets before acquiring
- EDA startups can't attract venture financing as they can only grow to about \$10M before needing a global sales channel
- These forces result in high prices and innovation stagnation and there have been few transformative technical advances since 1988

Can DARPA <u>improve access</u> and <u>fuel advances</u> through open-source EDA technologies? Economics Innovation





DARPA IDEA/POSH Digital Flow



DARPA Possible Transition Strategy

Enable **creation & initial operation** of entities capable of sustained & scalable **delivery & support** to the government & commercial customers of **productized**, **cloud-based EDA & IP solutions** originating from open source





Open Source EDA Business Strategies and Operator Types

Cloud-based deployment is essential for performance scaling and to limit adversary access

- Horizontal solutions that appeal to multiple market segments and use cases
 - Broad Develop a comprehensive EDA/IP business to directly challenge the Big 3 across all flows
 - Narrow Productize full or partial digital or analog flows or sub-flows
- **Vertical** individual products or packages to address specific markets and use cases
 - Broad Productize a sub-flow for customers with perceived design similarities (ex: analog for Gov't Labs)
 - Narrow Productize a collection of tools an IP for a specific use case (ex: mixed-signal for Electronic Warfare)

Small EDA PCB Company as an Operator **Defense Contractor DoD Domain Specialist Company** • Leverage existing support infrastructure Create in-house flows to support internal needs • Construct a flow around particular domain • Expand business into chip design tools Productize only tools relevant to the domain Select relevant technologies and adapt Use current distribution channel Support in-house promotion and deployment Productize domain-relevant IP • Establish a semi-custom in-house tools Piggyback on-going demand creation activities Develop and deliver specialized training & support **Open Source Distributor** Major Cloud Provider as an Operator Specialty Design Services Company • Loss leader to drive cloud utilization growth Identify and industrialize relevant products Productize standalone point tools Selection may be based on greatest interest Use only digital marketing strategies Integrate into flows and combine with IP Develop subscription centric business models Build a team to drive and fund next gen EDA Develop packed products and deliver training ٠ • Provide curation and facilitation services Outsource support to offshore operators Use services to drive product business

DISTRIBUTION A. Approved for public release: distribution unlimited.

DARPA "Innovator's Dilemma" Disruption Strategy?

Government Ecosystem \rightarrow Defense Industrial Base (DIB) \rightarrow Commercial Industrial Base (CIB)





ELECTRONICS RESURGENCE INITIATIVE

& MTO Symposium

OPENFPGA: OPENFPGA: FROM POSH/IDEA TO THE OPEN-SOURCE FPGA FOUNDATION

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.



PIERRE-EMMANUEL GAILLARDON

PROF. AT THE UNIVERSITY OF UTAH ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT

Distribution Statement A - Approved for public release. Distribution is unlimited.

WHY OPENFPGA?



FPGA is essential to modern high-performance computing systems



Wired and wireless communications



Audio and video broadcasting



Data center

- Domain-specific applications may demand on a specific type of computing resources of FPGA
 - Al applications are typically DSP-hungry
 - Commercial FPGAs could be sub-optimal since they are tailored for generic applications
- Designing FPGA fabrics is traditionally a cumbersome process
 - Considerable manual layout (Groups of hardware engineers)
 - Ad-hoc design tool development (Groups of software engineers)
 - Year-long development cycles

Distribution Statement A - Approved for public release. Distribution is unlimited.

WHY OPENFPGA?



14



- Complete FPGA and eFPGA generation (4 tape-outs in 2020)
- Fully customizable modern architecture (100+ tested)
- Optimized for fast physical design (150k-LUT+ FPGA requires < 24 hr) Distribution Statement A - Approved for public release. Distribution is unlimited.

AUTOMATIC FPGA PROTOTYPING



15

- Abstracting the design complexity of FPGA fabrics using high-level description
 - Achieved FPGA layout up to 32×32 array size
 - Tested PDKs: GF12nm, 130nm; TSMC 40nm, 180nm; ASAP 7nm
 - Verilog generation: ~5 minutes
 - Bitstream generation: a few sec.
 - Backend runtime: <24 hours
- Out-of-the-box Verilog-to-Bitstream support for users
 - Auto-tuned for customized architecture



HOW CUSTOMIZABLE IT COULD BE?

Portable across technology nodes

- Days of workload (was ~1 year in conventional ways)
- Opportunities in radiation-harden FPGAs
- Heterogeneous and Homogeneous FPGAs
 - FPGA chip/chiplets
 - Embedded FPGA (eFPGA)
- Versatile multi-mode CLB architectures
 - Fracturable Look-Up Tables
 - Fully customizable interconnecting patterns

• Versatile tileable routing architecture

- Multi-length wires
- Mixed interconnecting patterns
- Flexible Function Block (FFB)
 - Block RAM (BRAM)
 - DSP Block
 - Any other user-defined IPs



PHYSICAL DESIGN OF THE FPGA FABRIC



- Island-style tillable homogeneous FPGA architecture
- This can be easily extended to heterogeneous architecture



Distribution Statement A - Approved for public release. Distribution is unlimited.

Ref: Ganesh Gore, et.al. A Scalable and Robust Hierarchical Floorplanning to Enable 24-hour Prototyping for 100k-LUT FPGAs.(ISPD '21)

100K+ LUTs design ٠

RUNTIME AND PERFORMANCE METRICS

- Over 8.4x runtime • improvement for small fabrics (8x8 with 640 LUTs)
- achievable in <24hours





[1] B. Grady et al., Synthesizable Heterogeneous FPGA Fabrics, IEEE International Conference on FPT, 2018, pp. 1-8. Distribution Statement A - Approved for public release. Distribution is unlimited.

ROAD TO HIGH-PERFORMANCE FPGAS

OpenFPGA optimizes the critical blocks of FPGAs

- 90% of the FPGA is made of:
 - Transmission-gate-based multiplexers
 - Configuration chain flip-flops (CCFFs)
- Post tech. mapping technology allows to construct complex elements out of few custom standard cells





2× area reduction 3× delay improvement!



[Author's Own]

19

Non-recurring engineering on EDA toolchains for every FPGA

Open-source Verilog-to-Bitstream support for end-users

END-TO-END EDA SUPPORT

ullet

•

Continous QoR improvement empowered by community support



OPENFPGA IS SILICON PROVEN





THE OPENFPGA PROJECT



- OpenFPGA is a leading open-source FPGA IP generator
 - Support highly customizable FPGA architecture design
 - Provide most complete open-source EDA support
 - Enable 24-hour development cycle to prototype FPGAs
- Open-Source FPGA foundation launched in March 2021
 - Democratize FPGA technology by providing an open, user-focused, and collaborative environment
 - OpenFPGA is a project under the OSFPGA







OpenFPGA Github: <u>https://github.com/lnis-uofu/OpenFPGA</u> Open-Source FPGA Foundation: <u>https://www.osfpga.org</u>

Distribution Statement A - Approved for public release. Distribution is unlimited.

WHY OPENING A FOUNDATION?



Technology alone doesn't guarantee adoption!



But a healthy ecosystem does

QuickLogic Announces Australis™ eFPGA IP Generator

-- Built on the OpenFPGA open-source framework that enables rapid prototyping of customizable FPGA architectures

-- Integrates QuickLogic's best practices for performance, power, and area optimizations, ensuring low risk and low cost for eFPGA IP licensees

-- Automation capability enables custom-parameterized eFPGA IP within days in some cases

RESURGENCE INITIATIVE

& MTO Symposium

AN OPEN-SOURCE ASIC FLOW FOR ASYNCHRONOUS LOGIC

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.



RAJIT MANOHAR

YALE UNIVERSITY COMPUTER SYSTEMS LAB

Distribution Statement A - Approved for public release. Distribution is unlimited.

ASYNCHRONOUS LOGIC

- Many design examples demonstrating benefits
 - ... but only limited adoption
- How were these chips designed?
 - "Very carefully...."
 - Hand design (full custom) : too time-consuming for a modern ASIC
 - "Fake out" synchronous tools
 - Error-prone
 - Every logic family is different
 - Inaccurate timing
 - Restrict components used
- Enormous effort v/s standard synchronous logic







ULSNAP eventdriven CPU



AN ASIC FLOW FOR ASYNCHRONOUS LOGIC

- Why now?
 - Enabling theory for asynchronous circuits
 - Recent results on universal timing constraints
 - Recent results on timing analysis theory for asynchronous circuits
 - Maturity of design methodology
 - Convergence of circuit families
- Why open source?
 - Stagnation of major changes in the industrial EDA community
 - A clean-slate implementation

KEY COMPONENTS DEVELOPED





Distribution Statement A - Approved for public release. Distribution is unlimited.

TAPE OUTS WITH THE FLOW







Memory validation (65nm)





First 65nm tape-out with ASIC flow (async stack machine)

In progress: Skywater 130, sub-10nm

Distribution Statement A - Approved for public release. Distribution is unlimited.

TRANSITION POSSIBILITIES



- Non-option #1 : traditional EDA company
- Option #2 : standard software model
 - Freemium : open-source software, charge for support
- Option #3 : services
 - Example: optimize power consumption of a component
 - Design service to improve metric X
- Option #4 : enabling technology for asynchronous IP and soft cores
- Option #5 : chip company enabled by tools
 - Pick an application domain where asynchronous shines

ELECTRONICS RESURGENCE INITIATIVE

& MTO Symposium

ACCELERATING AMS SOC VERIFICATION PERFORMANCE

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.



DALE DONCHIN

SYNOPSYS, INC. SENIOR PROGRAM MANAGER

Distribution Statement A - Approved for public release. Distribution is unlimited.

SOC VERIFICATION CHALLENGES

- Presence of many analog hardware components
- Firmware required to calibrate AMS components such as SERDES
- Need for full system (HW + SW) validation pre-silicon

Example: TI CC26XX



R. Collett and D. Pyle, "What Happens When Chip-Design Complexity Outpaces Development Productivity," McKinsey & Company, Inc., 2013. Source: The Linley Group, "Low-Power Design Using NoC Technology"; TI

ANALOG VERIFICATION LAGS DIGITAL ADVANCES







Formal Verification

Static Verification

Debug for Design & Verification





High-Performance Simulation & VIP

Low Power

Source: Synopsys, Inc.

Distribution Statement A – Approved for Public Release, Distribution Unlimited

RELATIONSHIP TO OPEN SOURCE

Build upon existing open industry standards

- Real Number Models
- SPICE netlist format(s)
- Waveform data representation

Collaborate with standards bodies where standards don't exist

- Work with Accellera to define AMS assertion syntax
- Propose open-source Python as language
- Enable open-source tool development based on approved standard

ANALOG DESIGN VERIFICATION CHALLENGES

- Few significant speedups in SPICE analog solvers
- Many "Fast" SPICE tools are only "fast" relative to SPICE
- Difficulty verifying the analog circuitry operating with the digital design portion (AMS)



NEW APPROACH TO AMS DESIGN VERIFICATION (1)



Source: Synopsys, Inc.

NEW APPROACH TO AMS DESIGN VERIFICATION (2)



Distribution Statement A – Approved for Public Release, Distribution Unlimited

TYPICAL APPROACH TO AMS VERIFICATION



NOVEL APPROACH TO AMS VERIFICATION



ANALOG DESIGN DEBUG IS VERY MANUAL



"Waveform debugging remains the primary means the design and verification community uses for investigating simulation failures"

Elevate Verdi Waveform Debugging with Python, SNUG 2019

Source: Synopsys, Inc.

ANALOG ENGINEERS NEED NOT APPLY



Source: verificationguide.com

INNOVATION IN AMS DESIGN DEBUG

Python-based specification language describing the desired circuit behavior in both the time and frequency domains

Amstaff performs assertion checks concurrently with simulation/emulation





43

Distribution Statement A – Approved for Public Release, Distribution Unlimited

INNOVATIONS IN AMS VERIFICATION

Assisted Modeling

- Assisted SV Real-number model creation (DEGEM)
- Takes SPICE Netlist, Waveforms and Specification as input
- Emulation friendly synthesizable models with SV Data types

Multi-Mhz Fast Emulation

- 100-100X faster than Simulation (ZeBu AMS), suitable for software driven validation
- Floating point support
- Accurate to support system level integration and HW/SW analysis

Efficient Debug

- AMS assertion definition for AMS SPICE netlist (Amstaff)
- Concurrent and post-simulation analysis
- Graphical debug aids
- Wholistic coverage using unified verification management infrastructure

PUTTING IT ALL TOGETHER

Demonstrated 1.7MHz (150X Faster) with ZeBu

 ZeBu emulation for Real Numbers and Verilog transport delays



- Real-time debug with waveforms and assertions
- Proven with project at major US processor semiconductor company



Use modeling tool to convert SPICE circuitry to real number models



Rapid hardware-assisted emulation of complete SoC including AMS, pure digital, and software



Programmable, automated checks for proper design operation

E R s

ELECTRONICS RESURGENCE INITIATIVE

& MTO Symposium

OPENSOURCE EDA AT ARMY RESEARCH LABORATORY

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.



PETER GADFORT

SILICON TECHNOLOGIES TEAM LEAD DEVCOM ARMY RESEARCH LABORATORY

Distribution Statement A - Approved for public release. Distribution is unlimited.

ARMY RESEARCH SILICON TECHNOLOGIES TEAM

SMALL TEAM IN BIG EDA ECOSYSTEM



- The issues we face as a small Government team:
 - Lengthy and complex license negotiations
 - Time limited licenses and lengthy and unpredictable contracting actions
 makes lining up tapeouts and tools difficult
 - Substantial time overhead associated with each of these
- Opensource allows us focus on our research interests and apply resources towards tapeouts.
 - Not all roses, need to get new tools running with varying levels of documentation.
 - Sometimes requires substantial time investment to modify the tools.

ARL'S FOCUS AREA RECONFIGURABLE COMPUTING

OPENSOURCE FPGAS FOR ARMY APPLICATIONS

ensesystems.com/articles/2019/04/ edia/GIG/EDIT SHARED/Military/militaryAl.png

ww.army-technology.com/w content/uploads/sites/3/2020/08/AdobeStock 29

https://www.army-technology.com/wp-

content/uploads/sites/3/2020/08/AdobeStock 210155062 6

Tune hardware to Armyspecific needs

- **Domain-specific IP**
 - **Electronic Warfare** • (EW)
 - Artificial • Intelligence (AI)
 - Security
- **FPGA** size •
 - Fine-grained control
 - Minimal unused • **FPGA** resources
- **FPGA** Power •
 - Extreme SWaP-C → Warfighter-borne implementation

Army CLB . . . IP ploads/2017/05/microchip-on-card.ipd Author's Own

Custom-built FPGA

for Army Applications

Army Domain-Specific IP



51

Sized for Army Applications



ARL'S FOCUS AREA 3DICS AND TRUST

OPENSOURCE TOOL FOR 3DIC DESIGN ENABLEMENT



- Need a 3DIC tool to study design obfuscation techniques for trust related Army/DoD application ٠
 - Split manufacturing using high density hybrid bonding technology to maximize obfuscation
 - Obfuscation achieved by hiding the connection points of the design splits in the secure layers



Franzon, Paul, GOMACTECH 21 Conference - Obfuscation, Presentation Slides titled Design Obfuscation through Smart Partitioning and 3D Integration - Experimental Results, NCSU, March 2021

- Leverage opensource tool for adding 3DIC design capability
- Collaborated with UCSD team to integrate 3DIC design flow in OpenROAD •
 - Circuit partitioning
 - I/O pin placement for 3D integration





Automatic 3D I/O pins in **OpenROAD**

Distribution Statement A - Approved for public release. Distribution is unlimited.

OPENROAD 3DIC DESIGN FLOW





Nigussie, Theodros, Design Obfuscation through Smart Partitioning and 3D Integration, PhD Dissertation at NCSU, Dec. 2020

Distribution Statement A - Approved for public release. Distribution is unlimited.

Activity		Status	
		Tool	Integration
Partitioning	Min-cut		
	Obfuscation		
I/O pin placement			
Parasitics & routed netlist merger			
Extracting delay constraints			
Power grid setup			

Legend: Complete Future need

RECONFIGURABLE AI PLATFORM ON OPENROAD

GF55



GF12



GOING FORWARD

GOING FORWARD



- Grow the user base of Opensource EDA tools
 - Demonstrate benefits for research
 - Silicon validation where possible
 - Improved quality of documentation and user interfaces
- Expand Army and DoD involvement
 - Participate in increasing the quality of the tools
 - Focus on building Government only add-ons
- Gaps I still see in the EDA tools (i.e. wish list):
 - Digital simulation
 - Synthesis
 - Signoff



R ELECTRONICS RESURGENCE INITIATIVE S U M M I T

& MTO Symposium

