

Challenges and Solutions to Thermal Management in 3D Microsystems



Muhannad Bakir

Georgia Institute of Technology



mbakir@ece.gatech.edu

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA).

The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Thermal Challenges in 3DHI

Forced air cooling



* T_{max} : $>400\text{ }^{\circ}\text{C}$ $215\text{ }^{\circ}\text{C}$



→ Limited cooling

High-power tier →

Low-power tier →



→ Thermal Cross-talk





Key thermal challenges are:

- Inability to extract heat from 3DHI, limiting power, performance, and functionality
- Thermal cross-talk in 3DHI, impacting lower-power and temperature sensitive devices
- Typical form factor for cooling is large

*Assuming 300 W/cm^2 per tier

Within 3D Stack Microfluidic Cooling

Forced air cooling



Silicon micropin-fin heat sink with integrated TSV

* T_{max} : $>500\text{ }^{\circ}\text{C}$

215 $^{\circ}\text{C}$


48 $^{\circ}\text{C}$

Electrical performance




Thermal performance


Manufacturability, Integration, Reliability





Microfluidic Cooling Integration and Benchmarking



Source: Wikichips



Etched micropin-fins on Intel i7-8700K Die




Intel Stratix 10 2.5D FPGA (4 transceivers)

- Significantly smaller form factor (microscale)
- Relative to cold-plate, estimated ~40% lower thermal resistance

- Optimized microscale heat sink for power density
- >10x reduction in thermal-crosstalk relative to air-cooled heat sink

Using Chiplets to Build 'Package Functions'

Chiplets: digital, analog, IO, power, mm-wave, photonic, etc




Active chiplets




Passive chiplets


Cooling Chiplets




Single TSV in dense heat sink



TSV bundle in coarse heat sink




Coax TSV in microfluidic heat sink



Using Chiplets to Build 'Package Functions'

Chiplets: digital, analog, IO, power, mm-wave, photonic, etc




Active chiplets



Passive chiplets

Cooling Chiplets



Using Chiplets to Build 'Package Functions'

Chiplets: digital, analog, IO, power, mm-wave, photonic, etc

Active chiplets




Passive chiplets

Cooling Chiplets






Microfluidic cooling with TSVs

Fiber Align & Attach chiplets



mm-wave Stitch chiplets



Substrate

THANK YOU

