

Challenges and Solutions to Failure Analysis in 3D Microsystems

Justin Ford presenting on behalf of
Edward I. Cole Jr.

Sandia National Laboratories

coleei@sandia.gov

(505) 844-1421



This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Sandia National Laboratories is a multimission laboratory managed and operated by National Technology and Engineering Solutions of Sandia LLC, a wholly owned subsidiary of Honeywell International Inc. for the U.S. Department of Energy's National Nuclear Security Administration under contract DE-NA0003525. This paper describes objective technical results and analysis. Any subjective views or opinions that might be expressed in the paper do not necessarily represent the views of the U.S. Department of Energy or the United States Government.

Why 3D Microsystem FA Development Is Needed?

- Defect localization needed for reliable, high yielding, and lifetime mission requirements
 - SOTA IC manufactures realize/invest for success
- Tools exist for FA of disparate, separate technologies
 - Si ICs, GaAs power, RF, photonics, etc.
 - Largely electron, ion, light, or thermally-based
- Existing tools not sufficient for existing/emerging 3D space
- Defect ACCESSIBILITY is a major issue
 - Stacked components, novel interconnects, and packaging present new FA challenges





Image from: K.-W. Lee, A. Noriki, K. Kiyoyama, T. Fukushima, T. Tanaka and M. Koyanagi, "Three-Dimensional Hybrid Integration Technology of CMOS, MEMS, and Photonics Circuits for Optoelectronic Heterogeneous Integrated Systems," in IEEE Transactions on Electron Devices, vol. 58, no. 3, pp. 748-757, March 2011, doi: 10.1109/TED.2010.2099870.

How to Meet the 3D Microsystem FA Challenge?


- Continue to leverage existing capability as applicable
 - Testing, JTAG, accessible FA tool targets
- Three major categories for new approach development
 - Take apart
 - Listen
 - Stimulate and listen
- A fourth category would be any combination of these to achieve successful FA
- Maintaining defect integrity without adding ambiguity is an overarching desire

Take Apart




- Apply wafer dicing/coring tool

Listen



- Optical thermomechanical simultaneous inspection
- 10X speed up goal

Stimulate and Listen



- X-ray exposure to ID defects¹
- Biased defect localization

¹W. Lo et al. demonstrated a charging induced shift in transistor V_t on 5 nm FinFET devices at ISTFA 2022 <https://doi.org/10.31399/asm.cp.istfa2022p0153>

Summary

- 3D Microsystem realization needs FA tool capability R&D to address existing gaps
 - Leveraging existing tools is not enough
 - Part of IEEE and EDFAS future needs roadmaps
- Three ways to address the accessibility gaps are:
 - Take apart
 - Listen
 - Stimulate and listen
- Ongoing research uses all three approaches
- Maintaining defect integrity without adding ambiguity is an overarching desire
- Acknowledgments
 - PIs conducting research at Sandia
 - Doug Greth, Wyatt Hodges, Greg Pickrell, and Andrea Rodarte
 - Program management
 - Erica Douglas and Justin Ford

THANK YOU

