

Package Substrate

Modular System Design in 2.5D


3D Heterogeneous Integration: Common Heterogeneous Integration and IP Reuse Strategies (CHIPS)

Standard interface High-speed IO Availability of IPs


Nov. 2018 Al, SerDes (TSMC 16nm) Systems Al accelerator (FPGA + chiplets) 16 nm CMOS AIB Test Chip 2.5 mm Phase 1 Demo Systems Package

A large-scale AI system composed in 2.5D using chiplets

Heterogeneous Chiplets, Flexible Integration



Chiplet and Substrate Prototype Design



Distribution Statement A – Approved for Public Release, Distribution Unlimited

