



Development of Next Gen Processors

Daniel Bliss
Arizona State University



Specialized Functions: Domain-specific System-on-Chip (DSSoC)



Overview and Background

The DASH-SoC team drives flexible DSSoC computational systems that reduce SWaP numbers and also dramatically increase processing flexibility. **We break the fundamental trade that custom SoCs are required for power efficiency, but scalar processors are required for ease of implementation.**



**Domain-Focused
Advanced
Software-Reconfigurable
Heterogeneous SoC**

Goals

- The main goal is to develop a chip as computationally powerful as a custom ASIC, but also as flexible and easy to program as a scalar processor. Specific goals include:
- Develop tools to design and use heterogenous processor for a range of signal processing applications
 - Dramatically improve power efficiency
 - Dramatically reduce engineering cost during SoC design and implementation

Evolution of Processors

- Transition from current scalar and FPGA approaches to heterogenous processor
- Improve computational performance
- Circumvent rigid custom SoC limitations



DASH Contributors:


- | | | |
|---|------------------------------------|---|
| Prof. Ali Akoglu ⁶ | Prof. Radu Marculescu ³ | ¹ Arizona State University |
| Mr. Greg Ash ⁵ | Prof. Trevor Mudge ⁷ | ² Arm, Ltd. |
| Prof. David Blaauw ⁷ | Prof. Umit Y. Ogras ¹ | ³ Carnegie Mellon University |
| Mr. Lee Eisen ² | Dr. Alex Yahja ⁴ | ⁴ EpiSci, Inc. |
| Mr. Tom Genduso ² | Dr. Bo Ryu ⁴ | ⁵ General Dynamics Mission Systems |
| Prof. John Brunhaver ¹ | | ⁶ University of Arizona |
| Prof. Chaitali Chakrabarti ¹ | | ⁷ University of Michigan |
| Prof. Ronald Dreslinski ⁷ | | |
| Mr. John Fielden ⁵ | | |
| Prof. Hun-Seok Kim ⁷ | | |

Acronym	Definition
DAP	Domain Adaptive Processor
FEC	Forward Error Correction
QEMU	Quick Emulator
SoC	System on a Chip
ASIC	Application-Specific Integrated Circuit

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Approach

- Provide tools across time scales: characterization & design, programming, and intelligent real-time resource management




Legend:
 ■ Characterization
 ■ Design
 ■ Compile Time
 ■ Runtime


- Aid implementation by providing software design and testing support for heterogeneous processors
- Manage SoC resources with heuristic and learning systems
- Demonstrate tools and chip with over-the-air experiments

Results/Impact

- Developed high-performance ontological analysis tools
 - Demonstrated on multiple applications via LLVM extensions
- Automatically mapped algorithms to example chip layouts
- Developed QEMU simulation to enable system analysis
- Demonstrated preliminary intelligent scheduling on FPGA hardware emulations with hardware accelerations
 - Implemented multiple example processing elements



ZCU102 Evaluation Board



Task Scheduling

- Driving toward detailed hardware specification and performance estimates
- Developing multiple innovative processing elements
 - Energy Efficiency of DAP is 250 GOPs/W and unified FEC is 1 TOPs/W
 - 70x - 150x better than current general purpose processors (w/o compromising programmability for wireless communications applications)

Contact: Dr. Daniel W. Bliss | d.w.bliss@asu.edu

