







Transmuter - A Reconfigurable Computer

R. Dreslinski¹, T. Mudge¹, H.-S. Kim¹, D. Blaauw¹, C. Chakrabarti², M. O'Boyle³, M. Cole³
¹University of Michigan, ²Arizona State University, ³University of Edinburgh



Specialized Functions: Software Defined Hardware (SDH)




```

int main(){
    float *v_initial_param_4_9 = reinterpret_cast<float*> GPEQ_POP();
    float *v_initial_param_5_10 = reinterpret_cast<float*> GPEQ_POP();
    float *v_user_func_23_12 = reinterpret_cast<float*> GPEQ_POP();
    int v_N_0 = GPEQ_POP();
    // For each tile
    for (int v_i_6 = 0; v_i_6 <= (-1+v_N_0/8); ++v_i_6) {
        int v_i_7 = GPEQ_POP();
        // For each element processed sequentially
        for (int v_i_8 = 0; v_i_8 < 2; ++v_i_8)
            v_user_func_23_12[v_i_8+2*v_i_7+8*v_i_6] =
                add(v_initial_param_4_9[v_i_8+2*v_i_7+8*v_i_6],
                    v_initial_param_5_10[v_i_8+2*v_i_7+8*v_i_6]);
        LCPQ_PUSH(1); // Sync to LCP
    }
}
    
```




Algorithm Mapping

Category	Kernels	Configurations
Matrix Multiplication	Dense Matrix-Matrix Multiplication	Shared Cache / Systolic Array
	Sparse Matrix-Matrix Multiplication	Private SPM (L1), Private Cache (L2) / Systolic Array
Graph Processing	Breadth First Search, Page Rank	Shared Cache-Scratchpad (hybrid)
Linear Algebra	QR Decomposition	Systolic Array
	Triangular Matrix Solver	Shared Cache
Machine Learning	Neural Networks, Stochastic Gradient Descent	Shared Cache-Scratchpad (hybrid)
	Matrix Completion	Private SPM (L1), Shared Cache (L2)
	Sinkhorn	Shared Cache / Private SPM (L1), Private Cache (L2)
Signal Processing	Fast Fourier Transform, Mel-Frequency Cepstrum Coefficient	Systolic Array



	Bandwidth Eff. (M NNZ/GB)	Compute Density (M NNZ/s/mm ²)	Energy Eff. (M NNZ/J)
Min.	6.4 (8.4x) (58.3x)	0.3 (10.7x) (25.7x)	6.1 (8.4x) (5.4x)
Max.	15.5 (16.5x) (172.7x)	0.7 (22.1x) (78.3x)	8.4 (31.2x) (11.5x)
Mean	11.7 (11.7x) (77.6x)	0.5 (17.1x) (36.9x)	7.3 (12.6x) (8.4x)

Measured improvements over CPU/GPU for SpMM [VLSI '19]



- ### Notable Accomplishments
- #### Software
- Integrated programming stack from user-level Python to Transmuter code
 - Coverage metric to guide the programmer towards achieving optimal performance
 - Automatic generation of optimized code from naive serial C++ code for dense kernels
- #### Hardware
- Profiling and analysis of 24 workflows (16 assigned + 8 non-assigned)
 - 40 nm sparse matrix multiplier chip (predecessor to Transmuter) accepted for VLSI Symposium
 - Timing simulator supporting multiple configs & functional simulator for rapid software prototyping
 - Efficient implementations of prominent kernels - FFT, GeMM, GeMV, SpGeMM, MFCC, etc.

This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

