


MARK HOROWITZ

STANFORD UNIVERSITY



AHA! – VISUAL COMPUTING

This research was performed with funding from the Defense Advanced Research Projects Agency (DARPA) Domain Specific System on a Chip (DSSoC) Program under the direction of Dr. Thomas Rondeau. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. Government.

SCALING PROVIDED A GREAT RIDE



For a 2x scaling

Get 4x more gates,


Gates get 2x faster,

Energy decrease 8x


Dennard, JSSC,
pp. 256-268, Oct. 1974

No Exponential is Forever...but We Can Delay 'Forever', Moore ISSCC 2002

HOUSTON, WE HAVE A PROBLEM



TO CONTINUE TO SCALE PERFORMANCE



Apple's A9 (2015)

<https://www.anandtech.com/show/9686/the-apple-iphone-6s-and-iphone-6s-plus-review/3>

HOW TO CREATE THESE ACCELERATORS?

- **Study application**



DISTRIBUTION STATEMENT A. Approved for public release

HOW TO CREATE THESE ACCELERATORS?

- Study application

- Design hardware

```
49 //=====//
50 // sram-memory interface
51 //=====//
52 always_comb begin
53     if (config_en && config_wr) begin
54         // Configuration assumes that 2 * CONFIG_DATA_WIDTH >= BANK_DATA_WIDTH
55         if (CONFIG_DATA_WIDTH * 2 < BANK_DATA_WIDTH)
56             $error("Configuration data width must be at least half of BANK_DATA_WIDTH");
57         if (config_addr[ADDR_OFFSET-1] == 0) begin
58             // configuring LSB bits
59             sram_to_mem_wen = 1;
60             sram_to_mem_ren = 0;
61             sram_to_mem_cen = 1;
62             sram_to_mem_addr = config_addr[ADDR_OFFSET +: BANK_ADDR_WIDTH];
63             sram_to_mem_data = {{BANK_DATA_WIDTH-CONFIG_DATA_WIDTH+1:0}};
64             sram_to_mem_bit_sel = {{BANK_DATA_WIDTH-CONFIG_DATA_WIDTH+1:0}};
65             config_rd_data = 0;
66         end
67     else begin
68         // configuring MSB bits
69         sram_to_mem_wen = 1;
70         sram_to_mem_ren = 0;
71         sram_to_mem_cen = 1;
72         sram_to_mem_addr = config_addr[ADDR_OFFSET +: BANK_ADDR_WIDTH];
73         sram_to_mem_data = {config_wr_data[BANK_DATA_WIDTH-CONFIG_DATA_WIDTH+1:0]};
74         sram_to_mem_bit_sel = {{BANK_DATA_WIDTH-CONFIG_DATA_WIDTH+1:0}};
75         config_rd_data = 0;
76     end
77 end
78 else if (config_en && config_rd) begin
79     sram_to_mem_wen = 0;
80     sram_to_mem_ren = 1;
81     sram_to_mem_cen = 1;
82     sram_to_mem_addr = config_addr[ADDR_OFFSET +: BANK_ADDR_WIDTH];
83     sram_to_mem_data = 0;
84     sram_to_mem_bit_sel = 0;
85     if (config_addr[ADDR_OFFSET-1] == 0) begin
86         config_rd_data = data_out[0 +: CONFIG_DATA_WIDTH];
87     end
88 else begin
89     config_rd_data = data_out[BANK_DATA_WIDTH-1 -: CONFIG_DATA_WIDTH];
90 end

113 //=====//
114 // configuration
115 //=====//
116 integer j, k;
117
118 wire [CONFIG_FEATURE_WIDTH-1:0] config_feature_addr;
119 wire [CONFIG_REG_WIDTH-1:0] config_reg_addr;
120 reg config_en_io_ctrl ['$num_io_channels-1':0];
121 reg config_en_io_int;
122
123 assign config_feature_addr = config_addr[0 +: CONFIG_FEATURE_WIDTH];
124 assign config_reg_addr = config_addr[CONFIG_FEATURE_WIDTH +: CONFIG_REG_WIDTH];
125 always_comb begin
126     for(j=0; j<'$num_io_channels'; j=j+1) begin
127         config_en_io_ctrl[j] = config_en && (config_feature_addr == j);
128     end
129     config_en_io_int = config_en && (config_feature_addr == '$num_io_channels');
130 end
131
132 always_ff @(posedge clk or posedge reset) begin
133     if (reset) begin
134         switch_sel <= 0;
135     end
136 else begin
137     if (config_en_io_int && config_wr) begin
138         case (config_reg_addr)
139             0: switch_sel <= config_wr_data;
140         endcase
141     end
142 end
143 end
144
145 always_ff @(posedge clk or posedge reset) begin
146     if (reset) begin
147         for(j=0; j<'$num_io_channels'; j=j+1) begin
148             io_ctrl_mode[j] <= 0;
149             io_ctrl_start_addr[j] <= 0;
150             io_ctrl_num_words[j] <= 0;
151         end
152     end
153 end
```

HOW TO CREATE THESE ACCELERATORS?

- Study application
- Design hardware
- Write software

```
>>
56 // Identifies for loop name in code statement.
57 // Gives name of first for loop
58 string name_for_loop(Stmt s) {
59     ContainForLoop cfl;
60     s.accept(&cfl);
61     return cfl.varnames[0];
62 }
63
64 // Identifies all for loop names in code statement
65 vector<string> contained_for_loop_names(Stmt s) {
66     ContainForLoop cfl;
67     s.accept(&cfl);
68     return cfl.varnames;
69 }
70
71
72 class UsesVariable : public IRVisitor {
73     using IRVisitor::visit;
74     void visit(const Variable *op) {
75         if (op->name == varname) {
76             used = true;
77         }
78         return;
79     }
80
81     void visit(const Call *op) {
82         // only go first two variables, not loop bound
83         if (op->name == "write_stream" && op->args.size() > 0) {
84             op->args[0].accept(this);
85             op->args[1].accept(this);
86         } else {
87             IRVisitor::visit(op);
88         }
89     }
90
91 public:
92     bool used;
93     string varname;
94     UsesVariable(string varname) : used(false), varname(varname) {}
95 };
96
97 // identifies target variable string in code statement
98 bool variable_used(Stmt s, string varname) {
99     UsesVariable uv(varname);
```

```
37 class Demosaic : public Halide::Generator<Demosaic> {
38 public:
39     GeneratorParam<LoopLevel> intermed_compute_at{"intermed_compute_at", LoopLevel::inlined()};
40     GeneratorParam<LoopLevel> intermed_store_at{"intermed_store_at", LoopLevel::inlined()};
41     GeneratorParam<LoopLevel> output_compute_at{"output_compute_at", LoopLevel::inlined()};
42
43     // Inputs and outputs
44     Input<Func> deinterleaved{"deinterleaved", Int(16), 3};
45     Output<Func> output{"output", Int(16), 3};
46
47     // Defines outputs using inputs
48     void generate() {
49         // These are the values we already know from the input
50         // x_y = the value of channel x at a site in the input of channel y
51         // gb refers to green sites in the blue rows
52         // gr refers to green sites in the red rows
53
54         // Give more convenient names to the four channels we know
55         Func r_r, g_gr, g_gb, b_b;
56
57         g_gr(x, y) = deinterleaved(x, y, 0);
58         r_r(x, y) = deinterleaved(x, y, 1);
59         b_b(x, y) = deinterleaved(x, y, 2);
60         g_gb(x, y) = deinterleaved(x, y, 3);
61
62         // These are the ones we need to interpolate
63         Func b_r, g_r, b_gr, r_gr, b_gb, r_gb, r_b, g_b;
64
65         // First calculate green at the red and blue sites
66
67         // Try interpolating vertically and horizontally. Also compute
68         // differences vertically and horizontally. Use interpolation in
69         // whichever direction had the smallest difference.
70         Expr gv_r = avg(g_gb(x, y-1), g_gb(x, y));
71         Expr gvd_r = absd(g_gb(x, y-1), g_gb(x, y));
72         Expr gh_r = avg(g_gr(x+1, y), g_gr(x, y));
73         Expr ghd_r = absd(g_gr(x+1, y), g_gr(x, y));
74
75         g_r(x, y) = select(ghd_r < gvd_r, gh_r, gv_r);
76
77         Expr gv_b = avg(g_gb(x, y+1), g_gb(x, y));
78         Expr gvd_b = absd(g_gb(x, y+1), g_gb(x, y));
79         Expr gh_b = avg(g_gr(x+1, y), g_gr(x, y));
80         Expr ghd_b = absd(g_gr(x+1, y), g_gr(x, y));
81         b_r(x, y) = select(ghd_b < gvd_b, gh_b, gv_b);
```


NOT SO SECRET DOWNSIDE

\$100M

Many Years

NOT SURPRISING



It is a waterfall model of design!

DISTRIBUTION STATEMENT A. Approved for public release

SOFTWARE ISN'T BUILT THAT WAY

- Moved away from that style decades ago
- Enables small teams to build amazing apps





Rapidly iterate on end-to-end system

Learn about real problems, and goals

AHA!

Agile Hardware


AGILE DESIGN

It is about reuse

It is about clean interfaces


It is about constructors, not instances

PRODUCTIVITY IS THE ISSUE IN HARDWARE



Source: IBS

STILL NEED TO DEAL WITH FABRICATION




https://upload.wikimedia.org/wikipedia/commons/thumb/e/eb/12-inch_silicon_wafer.jpg/1024px-12-inch_silicon_wafer.jpg

DISTRIBUTION STATEMENT A. Approved for public release


NEED TO EVOLVE THE HARDWARE

- Use a CGRA – a configurable framework





AHA VISUAL COMPUTING


A new way to create DSSoCs



Compile






Optimize



Evolves

FIRST GENERATION CGRA




APPLICATION COMPILATION FLOW

Halide


```
Var x, y, xi, yi, xo, yo; Func conv, out;  
RDom win(0,3, 0,3);  
kernel(x,y) = {{11,12,13},{14,15,16},{17,18,19}};  
  
// algorithm  
conv(x, y) += input(x+win.x, y+win.y) *  
               kernel(win.x, win.y);  
out(x, y) = conv(x, y);  
  
// schedule  
conv.update(0).unroll(win.x).unroll(win.y);  
out.tile(x,y, xo,yo, xi,yi, 62,62).reorder(xi,yi, xo,yo);  
conv.linebuffer();
```

Compiler


CoreIR



Mapping




Place
& Route



MAINTAINING THE FLOW THROUGH CHANGES


- Many tools need to know about your design
 - You are building a “world”



DSSOC DOESN'T NEED TO BE EXPENSIVE

- One just needs to think about the problem differently
- We have already created one working chip/system using this flow
- And have the next generation of the system working

Stay Tuned for Future Results ...



ERI **ELECTRONICS RESURGENCE INITIATIVE**

S U M M I T

2019 | Detroit, MI | **July 15 - 17**