




WADE SHEN

PROGRAM MANAGER
DARPA/I2O & MTO



SOFTWARE DEFINED HARDWARE (SDH)

SDH


PROGRAM DESCRIPTION

Build runtime reconfigurable hardware and software that enables near ASIC performance (within 10x) without sacrificing programmability for data-intensive algorithms.


SDH Metrics and Targets (from BAA):

	vs. CPU	vs. ASIC	vs. ASIC (sparse math, search, graphs)	Programmability
Phase 1	100-300x better	within 50x	~1x	within 10x
Phase 2	100-300x better	within 10x	2x better	within 3x
Phase 3	500-1000x better	within 5x	8-10x better	~1x

Optimal HW differs for different algorithms




Designs are expensive



Today's specialization = expensive and inflexible designs

SDH

PROGRAM OVERVIEW



SDH

PROGRAM HIGHLIGHTS


Compute at and near memory:
Princeton and Washington



Reduced data movement:
lower power, lower latency;
more efficient use of
processor resources


5x speed improvements + >10x power reduction for data intensive algorithms

Fast + efficient
interconnect:
Michigan




Core tech: fast crossbar

- 1ns programming latency
- 100 fJ/bit energy




Reconfiguration based to match application and real time, dynamic data

Auto code
generation for
tensor math:
NVIDIA/MIT



Hand-optimized = Code "Ninja" + 12 months


DISTRIBUTION STATEMENT A. Approved for public release



PROGRAM ACRONYM

PERFORMERS

NVIDIA <i>PI: Stephen Keckler</i>	TA1: Reconfigurable processor architectures & TA2: Dynamic HW/SW compilers for high-level languages
Princeton University <i>PI: Margaret Martonosi</i>	TA1: Reconfigurable processor architectures & TA2: Dynamic HW/SW compilers for high-level languages
Stanford University <i>PI: Kunle Olukotun</i>	TA1: Reconfigurable processor architectures & TA2: Dynamic HW/SW compilers for high-level languages
University of Michigan <i>PI: Ronald Dreslinski</i>	TA1: Reconfigurable processor architectures & TA2: Dynamic HW/SW compilers for high-level languages
University of Washington <i>PI: Michael Taylor</i>	TA1: Reconfigurable processor architectures & TA2: Dynamic HW/SW compilers for high-level languages
Intel <i>PI: Josh Fryman</i>	TA1: Reconfigurable processor architectures
Qualcomm Intelligent Solutions, Inc. <i>PI: Shekhar Borkar</i>	TA1: Reconfigurable processor architectures
Georgia Tech <i>PI: Vivek Sarkar</i>	TA2: Dynamic HW/SW compilers for high-level languages
Systems & Technology Research <i>PI: Brad Gaynor</i>	TA2: Dynamic HW/SW compilers for high-level languages



ERI ELECTRONICS RESURGENCE INITIATIVE

S U M M I T

2019 | Detroit, MI | **July 15 - 17**